

NOVEL POLYSILICON THIN-FILM TRANSISTORS WITH NANOWIRE CHANNEL

Maesoon Im, KAIST(Korea Advanced Institute of Science and Technology)

373-1 Guseong-dong Yuseong-gu, Daejeon, 305-701, Republic of Korea

T: +82-42-869-5477, F: +82-42-869-8565, msim@nobelab.kaist.ac.kr

Jin-Woo Han, Hyunjin Lee, Lee-Eun Yu, Sungho Kim, Chang-Hoon Kim, Korea
Advanced Institute of Science and Technology

Sang Cheol Jeon, Kwang Hee Kim, Gi Sung Lee, Jae Sub Oh, Yun Chang Park, Hee
Mok Lee, Korean National Nanofab Center

Yang-Kyu Choi, Korea Advanced Institute of Science and Technology

The novel polysilicon thin-film transistors with three-dimensional silicon nanowire channel have been fabricated and characterized. As the device dimension is scaled down, in the channel region of thin-film transistor, the number of polysilicon grain boundary defects will be dramatically reduced without additional recrystallization process. It can result in less scattering of carriers during transportation and eventually improve the performance of thin-film transistors. And the three-dimensional silicon nanowire channel with omega-gate has the better gate controllability and suppresses the short channel effects.

As a starting material of the polysilicon nanowire TFT, (100) bulk silicon wafer was used. After the 145nm thermal oxide (SiO_2) was grown as a buried oxide, a 20nm polysilicon film was deposited by LPCVD. The twin-well implantation was performed for CMOS devices. To achieve high resolution as well as high throughput, dual-photoresist process (e-beam lithography for nanometer scaled fin and gate, and KrF optical lithography for non-critical probing pad area) was used. After the silicon fin etching, a sacrificial oxide was grown and removed for forming a rectangle fin to rounded shape. During the subsequent etch of the sacrificial oxide, the buried oxide was over etched and undercut beneath the polysilicon channel was formed. This suspended nanowire channel can provide omega-gate structure. After the gate dielectric of 1.7nm SiO_2 was grown, a gate polysilicon was deposited and patterned by dual-photoresist process and anisotropic etch. The gate spacer was conventionally formed, then As and BF_2 were implanted for source/drain of NMOS and PMOS respectively.

Fabricated devices have length of 80~100nm, width of 10~20nm. The transistor switching characteristics are remarkably improved. ON-state current which is normalized by rounded channel perimeter is 28~40 $\mu\text{A}/\mu\text{m}$. Normalized OFF-state leakage current is $2.7 \times 10^{-10} \text{A}/\mu\text{m}$. The ON/OFF current ratio is 1.12×10^5 and the device shows very sharp subthreshold slope ($\text{SS}=71 \text{mV}/\text{dec}$). Fabricated device shows a small drain induced barrier lowering ($\text{DIBL}=53 \text{mV}/\text{V}$).